A fast and accurate simulation method for high-speed clock trees with buffer insertions is proposed in this paper, where transmission line model is used in all branches of clock trees rather than only in main path. The proposed method is based on two-moment matching technique and can approximate all damping responses, with analytical formulas for time domain responses given. It is shown that this method is significantly more accurate than the Elmore delay model, especially for under damped responses.
Introduction
In VLSI(Very Large Scale Integration systems), a global clock signal is a relative time reference for data movement within a digital system. Thus, much attention has been paid to the characteristics of these clock signals. As the feature size of integrated circuits (ICs) continues to shrink and operating speed continues to increase, much more accurate interconnect models are required for simulation of clock trees. Besides, fast simulation methods, especially analytical delay models, are very useful for clock tree synthesis and optimization [1] . To our best knowledge, Elmore delay model is the most popular delay one for lumped RC trees [2] . Some analytical delay models have been developed for distributed RC trees and lumped RLC trees [3, 4] . More recently, a fast simulation method is proposed for interconnect trees with transmission line model [5] . Clock tree distributions are usually in the form of H tree or binary tree with buffer insertion [6] , hence, fast simulation methods are required.
A fast and accurate simulation method for high-speed clock trees is proposed in this paper. This method has the following merits: (1) transmission line model is used for all branches of clock trees; (2) buffer insertion is considered in clock tree distribution; (3) analytical formulas are given for fast clock tree simulation and synthesis; and (4) all damping responses can be approximated using two-moment matching technique with inductance effects considered. Some experimental results show that our proposed method is much more accurate than the Elmore delay model, especially for under damped responses.
A Fast Clock Tree Simulation Method
A clock tree with buffer insertion is shown in Fig.1 . The linear model of buffer is used in our simulation of clock trees, which is shown in Fig.2 . R b is the output resistance of buffers, c b is the input capacitance of buffers. Buffer insertions isolate the lines of upper level from the lower level of clock trees. Thus, a clock tree is divided into several parts and each part has the same structure as shown in Fig.3 . 
The load capacitance of T 1 and T 2 are notated as C L1 and C L2 , respectively. Then we have
For leaf lines, the load capacitance is just the load of clock trees c l , and for other lines the load capacitance is buffer input capacitance c b . V s is the source voltage, which is a step response according to the characteristic of buffers. Then we have
The transfer function H 1 (s) and H 2 (s) can be derived from (1)-(4), which are
If all ABCD parameters of the transmission line model are used in the above transfer functions, they are accurate but complicated, and it is uneasy to get time domain responses. Thus, moment matching technique, as a model reduction method, is used for fast simulation of clock trees. The ABCD parameters of transmission lines and their two moment matching are
where θ = (r + sl)sc, h is the length of the line, Z 0 = (r + sl)/(sc), r, l and c are the resistance, inductance and capacitance per unit length, respectively. Two-moment matching for ABCD parameters of transmission line T 1 and Using two-moment matching technique, the exact transfer functions will be approximated as the following simple function: 
According to (10), inductance effect is considered both in main path and in sub trees. Besides, resistanceshielding effect for subtree-capacitance is also considered. According to the value of ∆ = m
where
The process to get V 4 (t) is the same as the process to get V 3 (t).
Experimental Results
To validate our method to simulate the clock trees, some experimental results are given to verify our method, HSPICE and Elmore delay. An arbitrary clock tree is used for an experiment, which is shown in Fig.4 , with a group of deep submicron technology parameters R b = 6320, c l = c b = 4f , r = 0.148Ω/µm, c = 0.18f F/µm, l = nH/µm. Each line length of the clock tree is given in Fig.4 . The delay values of our method are compared with those of HSPICE and Elmore delay for the clock tree given in Table 1 . The delay errors of our model and those of Elmore delay model are also given in Table 1 .
Conclusion
A fast and accurate simulation method is proposed for high-speed clock trees. Buffer insertions are considered in clock tree distributions. To satisfy high accuracy requirement, transmission line model is used for all branches of clock trees. Based on two-moment matching technique, analytical formulas for time domain responses are derived, which can approximate all damping responses. Experimental results show that our method is much more accurate than Elmore model, especially for underdamped responses. Therefore, our method can be used for accurate simulation and high-level synthesis of clock trees.
